Home Forum Software discussion kernel 4.4.52-armada-17.06.2 Reply To: kernel 4.4.52-armada-17.06.2

#377
nanasi
Participant


cpufrequtils 008: cpufreq-info (C) Dominik Brodowski 2004-2009
Report errors and bugs to cpufreq@vger.kernel.org, please.
analyzing CPU 0:
  driver: cpufreq-dt
  CPUs which run at the same hardware frequency: 0 1
  CPUs which need to have their frequency coordinated by software: 0 1
  maximum transition latency: 50.0 us.
  hardware limits: 100.0 MHz - 2.00 GHz
  available frequency steps: 100.0 MHz, 667 MHz, 1000 MHz, 2.00 GHz
  available cpufreq governors: ondemand, userspace, performance
  current policy: frequency should be within 100.0 MHz and 2.00 GHz.
                  The governor "ondemand" may decide which speed to use
                  within this range.
  current CPU frequency is 100.0 MHz (asserted by call to hardware).
  cpufreq stats: 100.0 MHz:95.69%, 667 MHz:0.13%, 1000 MHz:0.01%, 2.00 GHz:4.17%  (153)

tinymembench v0.4.9 (simple benchmark for memory throughput and latency)

==========================================================================
== Memory bandwidth tests                                               ==
==                                                                      ==
== Note 1: 1MB = 1000000 bytes                                          ==
== Note 2: Results for 'copy' tests show how many bytes can be          ==
==         copied per second (adding together read and writen           ==
==         bytes would have provided twice higher numbers)              ==
== Note 3: 2-pass copy means that we are using a small temporary buffer ==
==         to first fetch data into it, and only then write it to the   ==
==         destination (source -> L1 cache, L1 cache -> destination)    ==
== Note 4: If sample standard deviation exceeds 0.1%, it is shown in    ==
==         brackets                                                     ==
==========================================================================

 C copy backwards                                     :   4886.5 MB/s (13.4%)
 C copy backwards (32 byte blocks)                    :   4892.1 MB/s
 C copy backwards (64 byte blocks)                    :   4893.6 MB/s
 C copy                                               :   5151.9 MB/s (0.8%)
 C copy prefetched (32 bytes step)                    :   5143.6 MB/s
 C copy prefetched (64 bytes step)                    :   5143.1 MB/s
 C 2-pass copy                                        :   5236.0 MB/s
 C 2-pass copy prefetched (32 bytes step)             :   5133.2 MB/s
 C 2-pass copy prefetched (64 bytes step)             :   5131.1 MB/s
 C fill                                               :  15085.1 MB/s (0.1%)
 C fill (shuffle within 16 byte blocks)               :  15082.2 MB/s
 C fill (shuffle within 32 byte blocks)               :  15081.9 MB/s
 C fill (shuffle within 64 byte blocks)               :  14915.9 MB/s
 ---
 standard memcpy                                      :   5143.4 MB/s
 standard memset                                      :  15079.6 MB/s (0.1%)
 ---
 NEON LDP/STP copy                                    :   5160.0 MB/s
 NEON LDP/STP copy pldl2strm (32 bytes step)          :   5022.8 MB/s
 NEON LDP/STP copy pldl2strm (64 bytes step)          :   5030.1 MB/s
 NEON LDP/STP copy pldl1keep (32 bytes step)          :   5180.7 MB/s
 NEON LDP/STP copy pldl1keep (64 bytes step)          :   5170.7 MB/s
 NEON LD1/ST1 copy                                    :   5147.3 MB/s
 NEON STP fill                                        :  15085.2 MB/s (0.1%)
 NEON STNP fill                                       :  15063.4 MB/s
 ARM LDP/STP copy                                     :   5160.2 MB/s
 ARM STP fill                                         :  15078.5 MB/s (0.1%)
 ARM STNP fill                                        :  15059.0 MB/s

==========================================================================
== Memory latency test                                                  ==
==                                                                      ==
== Average time is measured for random memory accesses in the buffers   ==
== of different sizes. The larger is the buffer, the more significant   ==
== are relative contributions of TLB, L1/L2 cache misses and SDRAM      ==
== accesses. For extremely large buffer sizes we are expecting to see   ==
== page table walk with several requests to SDRAM for almost every      ==
== memory access (though 64MiB is not nearly large enough to experience ==
== this effect to its fullest).                                         ==
==                                                                      ==
== Note 1: All the numbers are representing extra time, which needs to  ==
==         be added to L1 cache latency. The cycle timings for L1 cache ==
==         latency can be usually found in the processor documentation. ==
== Note 2: Dual random read means that we are simultaneously performing ==
==         two independent memory accesses at a time. In the case if    ==
==         the memory subsystem can't handle multiple outstanding       ==
==         requests, dual random read has the same timings as two       ==
==         single reads performed one after another.                    ==
==========================================================================

block size : single random read / dual random read, [MADV_NOHUGEPAGE]
      1024 :    0.0 ns          /     0.0 ns
      2048 :    0.0 ns          /     0.0 ns
      4096 :    0.0 ns          /     0.0 ns
      8192 :    0.0 ns          /     0.0 ns
     16384 :    0.0 ns          /     0.0 ns
     32768 :    0.0 ns          /     0.1 ns
     65536 :    3.0 ns          /     4.7 ns
    131072 :    4.6 ns          /     6.4 ns
    262144 :    7.0 ns          /     9.2 ns
    524288 :   10.0 ns          /    14.1 ns
   1048576 :   24.7 ns          /    34.5 ns
   2097152 :   64.5 ns          /    95.9 ns
   4194304 :  102.4 ns          /   140.2 ns
   8388608 :  126.6 ns          /   160.1 ns
  16777216 :  139.8 ns          /   174.2 ns
  33554432 :  147.0 ns          /   179.3 ns
  67108864 :  157.9 ns          /   193.8 ns

block size : single random read / dual random read, [MADV_HUGEPAGE]
      1024 :    0.0 ns          /     0.0 ns
      2048 :    0.0 ns          /     0.0 ns
      4096 :    0.0 ns          /     0.0 ns
      8192 :    0.0 ns          /     0.0 ns
     16384 :    0.0 ns          /     0.0 ns
     32768 :    0.0 ns          /     0.1 ns
     65536 :    3.0 ns          /     4.7 ns
    131072 :    4.5 ns          /     6.3 ns
    262144 :    5.3 ns          /     6.9 ns
    524288 :    7.4 ns          /    10.3 ns
   1048576 :   21.9 ns          /    30.0 ns
   2097152 :   61.6 ns          /    92.0 ns
   4194304 :   99.4 ns          /   136.0 ns
   8388608 :  119.0 ns          /   152.2 ns
  16777216 :  128.3 ns          /   156.2 ns
  33554432 :  133.4 ns          /   159.8 ns
  67108864 :  137.4 ns          /   163.4 ns

Technical specification tables can not be displayed on mobile. Please view on desktop