







U1F	U1G	U1H
A1	VSS00	N9
A2	VSS01	N10
A3	VSS02	N11
A4	VSS03	N12
A5	VSS04	N13
A6	VSS05	N14
A7	VSS06	N15
A8	VSS07	N16
A9	VSS08	N17
A10	VSS09	N18
A11	VSS10	N19
A12	VSS11	N20
A13	VSS12	N21
A14	VSS13	N22
A15	VSS14	N23
A16	VSS15	N24
A17	VSS16	N25
A18	VSS17	N26
A19	VSS18	N27
A20	VSS19	N28
A21	VSS20	N29
A22	VSS21	N30
A23	VSS22	N31
A24	VSS23	N32
A25	VSS24	N33
A26	VSS25	N34
A27	VSS26	N35
A28	VSS27	N36
A29	VSS28	N37
A30	VSS29	N38
A31	VSS30	N39
A32	VSS31	N40
A33	VSS32	N41
A34	VSS33	N42
A35	VSS34	N43
A36	VSS35	N44
A37	VSS36	N45
A38	VSS37	N46
A39	VSS38	N47
A40	VSS39	N48
A41	VSS40	N49
A42	VSS41	N50
A43	VSS42	N51
A44	VSS43	N52
A45	VSS44	N53
A46	VSS45	N54
A47	VSS46	N55
A48	VSS47	N56
A49	VSS48	N57
A50	VSS49	N58
A51	VSS50	N59
A52	VSS51	N60
A53	VSS52	N61
A54	VSS53	N62
A55	VSS54	N63
A56	VSS55	N64
A57	VSS56	N65
A58	VSS57	N66
A59	VSS58	N67
A60	VSS59	N68
A61	VSS60	N69
A62	VSS61	N70
A63	VSS62	N71
A64	VSS63	N72
A65	VSS64	N73
A66	VSS65	N74
A67	VSS66	N75
A68	VSS67	N76
A69	VSS68	N77
A70	VSS69	N78
A71	VSS70	N79
A72	VSS71	N80
A73	VSS72	N81
A74	VSS73	N82
A75	VSS74	N83
A76	VSS75	N84
A77	VSS76	N85
A78	VSS77	N86
A79	VSS78	N87
A80	VSS79	N88
A81	VSS80	N89
A82	VSS81	N90
A83	VSS82	N91
A84	VSS83	N92
A85	VSS84	N93
A86	VSS85	N94
A87	VSS86</	





USB2.0
- Common Mode Choke





Review(P1): Why are the coupling capacitors applied to Tx path and not Rx.



SLIC TDM Module connectors



microUSB to UART




CP0 10G 88x3310

Review(P1): Do we need dc unbiasing caps on SERDES lines?

CLK_SEL[1:0]	Clock Input Selection
0 0	50MHz XTAL
0 1	50MHz CLK PIN
1 0	156.25MHz CLK PIN
1 1	Reserved

Pin	Bit 2	Bit 1	Bit 0
CP0_MD0_P	0	0	0
CP0_MD0_N	0	0	1
CP0_MD1_P	0	0	1
CP0_MD1_N	0	1	0
CP0_MD2_P	0	1	0
CP0_MD2_N	0	1	1
CP0_MD3_P	1	0	0
CP0_MD3_N	1	0	1
CP0_MD4_P	1	0	1
CP0_MD4_N	1	1	0
CP0_MD5_P	1	1	0
CP0_MD5_N	1	1	1




CP1 10G 88x3310



Review(P1): Do we need dc unbiasing caps on SERDES lines?

CLK_SEL[1:0]	Clock Input Selection
0 0	50MHz XTAL
0 1	50MHz CLK PIN
1 0	156.25MHz CLK PIN
1 1	Reserved


Pin	Bit 2	Bit 1	Bit 0
CP1_MD0_P	0	0	0
CP1_MD0_N	0	0	1
CP1_MD1_P	0	0	1
CP1_MD1_N	0	1	0
CP1_MD2_P	0	1	0
CP1_MD2_N	0	1	1
CP1_MD3_P	1	0	0
CP1_MD3_N	1	0	1
CP1_MD4_P	1	0	1
CP1_MD4_N	1	1	0
CP1_MD5_P	1	1	0
CP1_MD5_N	1	1	1




x3310 PHY DAC Power Z2: 3.3V, ICM CT: N.C.
x3310 PHY DAC Power A0: 2.5V, ICM CT: 2.5V
For 88x3340 A0 Device



x3310 Hierarchy: Power and GND



x3310 Hierarchy: Power and GND



x3310 PHY DAC Power Z2: 3.3V, ICM CT: N.C.
x3310 PHY DAC Power A0: 2.5V, ICM CT: 2.5V
For 88x3340 A0 Device

